Final fixes

master
Lauri Võsandi 4 years ago
parent 341326af20
commit a6d09a60cc
  1. 5
      .gitignore
  2. 27
      README.md
  3. 34
      frame.scad
  4. 18
      nixiesp-cache.lib
  5. 9414
      nixiesp.kicad_pcb
  6. 1158
      nixiesp.net
  7. 1640
      nixiesp.sch

5
.gitignore vendored

@ -0,0 +1,5 @@
_autosave*
*.bak
export
*.kicad_pcb-bak
*rescue.lib

@ -17,11 +17,7 @@ Some highlights:
Some KiCad screenshots:
<img src="nixiesp.png"/>
Photos:
<img src="photo.jpg"/>
<img src="/nixiesp.png"/>
## Install
@ -29,17 +25,19 @@ Photos:
Boot ESP8266 with program pin held low and flash MicroPython:
```bash
wget http://micropython.org/resources/firmware/esp8266-20170612-v1.9.1.bin
esptool.py --port /dev/ttyUSB0 --baud 460800 erase_flash
esptool.py --port /dev/ttyUSB0 --baud 460800 write_flash --flash_size=detect 0 esp8266-20170612-v1.9.1.bin
```
cd firmware
make erase
make flash
Upload main.py and boot.py and adjust network configuration in boot.py accordingly:
Reboot ESP8266 and finish with by uploading scripts:
```bash
ampy -p /dev/ttyUSB0 put boot.py
ampy -p /dev/ttyUSB0 put main.py
```
make upload
```
Power cycle the device and via WiFi connect to the device,
network name is MicroPython-XXXXXX and password is micropythoN.
Navigate to http://192.168.4.1 to start the configuration wizard.
## Assembly tips
@ -52,6 +50,9 @@ Once the PCB is milled or etched make sure you clean the 180V rails thoroughly,
that voltage is high enough to cross gaps of 0.1mm.
Once that happens it burns a thick dark trace into the fiberglass of PCB and
it's pretty tricky to clean up.
The PCB is designed with 0.4mm clearance to be compliant with HV designs.
This clearance of course assumes that PCB traces are covered.
Either use solder mask or conformal coating.
Use the bench power supply to gradually power up the device,
at 9V set current limiter to 0.5A max.

@ -0,0 +1,34 @@
PCB_THICKNESS = 1.6;
EDGE_LENGTH = 54;
WRAPAROUND = 2;
module thingie() {
translate([1, 0, 0]) {
difference() {
cube([
EDGE_LENGTH + 2 * WRAPAROUND,
EDGE_LENGTH + 2 * WRAPAROUND*2 + PCB_THICKNESS,
9]);
translate([EDGE_LENGTH+17+5+2, EDGE_LENGTH+5+6]) {
cylinder(10, EDGE_LENGTH+5, EDGE_LENGTH+5, $fn=100);
};
translate([-142,71]) {
cylinder(10, 155, 155, $fn=100);
};
translate([WRAPAROUND, WRAPAROUND*3,1]) {
translate([13, PCB_THICKNESS,0]) {
cube([PCB_THICKNESS,EDGE_LENGTH,20]);
}
cube([EDGE_LENGTH,PCB_THICKNESS,20]);
}
}
}
}
thingie();
mirror([1,0,0]) {
thingie();
}

@ -30,11 +30,11 @@ X VCC 16 -300 550 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# BS107
# BS107-RESCUE-nixiesp
#
DEF BS107 Q 0 0 Y Y 1 F N
DEF BS107-RESCUE-nixiesp Q 0 0 Y Y 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "BS107" 200 0 50 H V L CNN
F1 "BS107-RESCUE-nixiesp" 200 0 50 H V L CNN
F2 "TO_SOT_Packages_THT:TO-92_Molded_Narrow" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
$FPLIST
@ -338,11 +338,11 @@ X K K 300 0 100 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# LM1117-3.3
# LM1117-3.3-RESCUE-nixiesp
#
DEF LM1117-3.3 U 0 30 Y Y 1 F N
DEF LM1117-3.3-RESCUE-nixiesp U 0 30 Y Y 1 F N
F0 "U" 100 -250 50 H V C CNN
F1 "LM1117-3.3" 0 250 50 H V C CNN
F1 "LM1117-3.3-RESCUE-nixiesp" 0 250 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
@ -359,11 +359,11 @@ X VO 4 300 0 100 L 50 50 1 1 w N
ENDDRAW
ENDDEF
#
# LM1117-5.0
# LM1117-5.0-RESCUE-nixiesp
#
DEF LM1117-5.0 U 0 30 Y Y 1 F N
DEF LM1117-5.0-RESCUE-nixiesp U 0 30 Y Y 1 F N
F0 "U" 100 -250 50 H V C CNN
F1 "LM1117-5.0" 0 250 50 H V C CNN
F1 "LM1117-5.0-RESCUE-nixiesp" 0 250 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff
Loading…
Cancel
Save